




Qualcomm Technologies International, Ltd.



Confidential and Proprietary – Qualcomm Technologies International, Ltd.
(formerly known as Cambridge Silicon Radio Ltd.)

NO PUBLIC DISCLOSURE PERMITTED: Please report postings of this document on public servers or websites to:
DocCtrlAgent@qualcomm.com.

Restricted Distribution: Not to be distributed to anyone who is not an employee of either Qualcomm Technologies International, Ltd. or its affiliated companies without the express approval of Qualcomm Configuration Management.

Not to be used, copied, reproduced, or modified in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm Technologies International, Ltd.

Any software provided with this notice is governed by the Qualcomm Technologies International, Ltd. Terms of Supply or the applicable license agreement at <https://www.csrsupport.com/CSRTermsandConditions>.

Qualcomm is a trademark of Qualcomm Incorporated, registered in the United States and other countries. All Qualcomm Incorporated trademarks are used with permission. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

© 2015 Qualcomm Technologies International, Ltd. All rights reserved.

Qualcomm Technologies International, Ltd.
Churchill House
Cambridge Business Park
Cambridge, CB4 0WZ
United Kingdom

CSR

CSR101x hardware design guidelines

CSR

Push every boundary.™



- Hardware design
 - Hardware design guidelines
 - Bringing up the new board
- Production line test
- Bluetooth qualification process



Push every boundary.™


Hardware design guidelines

<https://www.csrsupport.com/uEnergy/ExampleDesigns/CSR101xReference>





SMPS and DIG_LDO

The selection of the power supply components is critical to getting optimal efficiency out of the switch mode power supply and in maximising battery life.




CSR1010 (4V3) SMPS Layout Routing

- C7 and C8 need an individual ground via separate from other grounds on top-layer (component side)
- C19 and C9 near VDD_REG_IN





SPI_PIO#_SEL

- Insert a 47k Ω pull-down resistor on SPI_PIO#_SEL if PIO is selected. Please don't leave the port open even in PIO mode
- Add the VCC on SPI_PIO#_SEL to enable debug SPI mode on PIO[5..8]




Crystal circuit

The values of 16MHz XTAL tank capacitors are in the ratio **2:1** (recommended 15pF:6.8pF). Have the **smaller** capacitor on **XTAL_IN**



CSR101x simple RF filter



A simple RF filter (a 0.5pF) is good enough to pass FCC, ETSI and TELEC




		CSR1011 Demo-Board		DUT1		DUT2		DUT3	
		0R	0R+0.5pF	0R	0R+0.5pF	0R	0R+0.5pF	0R	0R+0.5pF
TX Spurious Emissions (dBm)	2nd Harmonic	-40.95	-47.03	-38.68	-43.46	-37.06	-50.19	-39.45	-48.26
	3rd Harmonic	-45.41	-49.33	-55.94	-51.34	-50.81	-54.64	-51.6	-55.49

CSR101x ground

- Need to add the ground pin in the schematic and assign to CSR101x central ground pad in the layout
- CSR1010 and CSR1012 require at least 9 vias on the central ground pad
- CSR1011 requires at least 25 vias on the central ground pad
- Failure to do so can cause significant RF performance degradation



- The CSR101x does not have an internal pull-up or pull-down resistor on the WAKE pin therefore an external resistor should be used
- Hardware detects WAKE level change only
- WAKE pin mode is configurable with the Power Management API



EEPROM or SPI Flash circuit




Figure a: Example of an I2C Interface EEPROM Connection

Default PIO[3] is SPI Flash_DIN
Default PIO[4] is SPI Flash_CS




Figure b: Example of an SPI Interface Flash Connection

Hardware Review

CSR Support:

Review Templates		Rename this section · Move this section	
 CSR1012 HW review template	CSR1012 Hardware design review template Last updated: 26 Feb 2014, 02:50	Download... 727.9 KB	Move this document Remove
 CSR1000/CSR1010 HW review template	CSR1000/CSR1010 Hardware design review template Last updated: 26 Feb 2014, 03:00	Download... 682.9 KB	Move this document Remove
 CSR1001 HW review template	CSR1001 HW design review template Last updated: 24 Sep 2012, 17:00	Download... 791.1 KB	Move this document Remove

- There is a review template for each component
- Regularly updated to add additional test cases
- Comprehensive step-by-step schematic and layout guidelines
- Recommended reading before embarking on a new schematic/layout design
- When CSR provide design reviews, they are usually in the form of a completed review template

CSR101x Hardware Review Template

- All of the CSR reference and example designs can be found on *CSR Support in the uEnergy section under Hardware.
- *Access to CSR Support is based on development kit registration and account verification.
- The Hardware Review Template is used internally by CSR to verify that components and layouts have been implemented according to CSR's recommendations.

2.2. CSR1000/CSR1010 Hardware Design

2.2.1. Operational Temperature Range

Check	Limits	Verdict	Observations
Temperature range	-30 ~ +85°C	-	-

Table 2.2: Operational Temperature Range

2.2.2. Power Rails

Check	Limits	Verdict	Observation
VDD_BAT	1.8 to 3.6 V		Note CSR1010 max. voltage 4.3V
VDD_BAT_SMPS	1.8 to 3.6 V		Note CSR1010 max. voltage 4.3V
SMPS_LX / VDD_REG_IN	0.65 to 1.35 V		SMPS_LX connects to VDD_REG_IN via a filter. Note: That SMPS_LX (pin 31) is SMPS output before smoothing and so is not a smooth 1.35 V but VDD_REG_IN (pin 6) is.
VDD_PADS	1.2 to 3.6 V		Note CSR1010 max. voltage 4.3V




Push every boundary.™

Bringing up a new board


Bringing up a new board

Checking the power domain

1. VBAT :4.4V~1.8V
2. VDD_REG_IN: 1.35V~0.8V
3. VDD_CORE:1.2V~0.65V
4. PIO2: Based on PADS






If VDD_CORE and PIO2 don't show the correct voltage, check that the 32.768KHz clock is running




Check the Crystal Frequency

Check 16MHz and 32.768KHz clocks



Debug SPI interface

Check SPI_PIO#_SEL state and pull high to enable debug SPI mode on PIO[5-8]






Push every boundary.™

Production line test

- Development Boards

CSR1011

DB-CSR1011-10139-1A
DK-CSR1011-10138-1A (kit)



CSR1010

DB-CSR1010-10137-1A
DK-CSR1010-10136-1A (kit)




- USB-SPI Interface Board

- Included with the development kits
- Also available separately
 - Part number: DK-CSR1000-10086-1A




CSR μ Energy Starter Development kit

CSR




DK-CSR1010-10169-1A



CSR1010




CSR1012



CSR1011


Gang Programmer

- Supports up to 16 devices simultaneously
- Supports Flash devices using TestFlash DLL
- Supports EEPROM configuration using TestE2 DLL
- Increases throughput for production



Multi-way USB using USB hub

Tools support up to 16 instances of CNS10020V2A Interface Board




Low cost programmer board

CSR

- **Development Board**


- Part Number: DK-USB-SPI-10225-1A
- Price: USD \$15
- Description: USB to Debug SPI
- Availability
 - Q1 2015
 - Via all CSR authorized distributors



Low cost programmer board

• Board Detail

- Board size: 35mm x 28mm
- Debug SPI header
(connector type: 7-way 0.1" pitch header)
- Mounting holes 3.3mm hole with 22mm centre
- LEDs for SPI activity, Power and Error status indication
- USB Mini
- Board H13516V1



CSR μ Energy Test Tool

- Choose the correct “PTest firmware”
- CsKeys affect the RF testing result


The screenshot shows the 'uEnergyTest Connection Settings' dialog box. It has a title bar with the text 'uEnergyTest Connection Settings'. The dialog is divided into several sections. At the top left, there is a 'SPI Transport:' label followed by a dropdown menu. Below that is a 'Ptest Firmware:' label followed by a text box containing the path 'C:\Program Files (x86)\CSR\uEnergy Tools 2.3.0\ptest_CSR101x.xbv' and a 'Browse' button. In the center, there is a 'Configuration Settings' section with two sub-sections: 'Source' and 'Chip NVM Type'. The 'Source' section has three radio buttons: 'Ptest Firmware Defaults', 'Chip Non-Volatile Memory' (which is selected), and 'File'. The 'Chip NVM Type' section has two radio buttons: 'EEPROM' (which is selected) and 'SPI Flash'. Below these is a 'CS Source File' section with a text box and a 'Browse' button. On the right side, there is a 'Tester Interface Mode' section with an 'Enable' checkbox that is checked. Below that is a 'Tester Interface' section with three dropdown menus: 'Port' (set to 'COM1'), 'Baud Rate (kbps)' (set to '115200'), and 'Protocol' (set to 'HCI'). At the bottom of the dialog are 'OK' and 'Cancel' buttons.

Note: CSR μ Energy PTest firmware is released as part of the CSR μ Energy Tools, and is downloaded to RAM on the CSR101x ICs to enable RF and other hardware test modes

CSR μ Energy Test Application Tool


CSR

- Application for testing of the board
- Various test functions available
 - RF functions
 - PIO Get/Set
 - AIO Get/Set
 - LED Set
 - UART Loopback
- “Reconnect” will show connection dialog then stop and reset chip after connection parameters selected
- “Cold Reset” will re-load same firmware and configuration as before without showing connection dialog



Crystal trim


- Trimming the crystal is an important part of the configuration of CSR101x design. A board with incorrect crystal trim value may suffer from poor RF performance (range, carrier frequency drift, sensitivity) that will affect the overall operation of the device



C_{LOAD1} and C_{LOAD2} in combination with C_{TRIM} and any parasitic capacitance provide the load capacitance required by the crystal


RF test environment

- Direct Test Mode is used to control the Device Under Test (DUT) and provides a report back to the Tester
- Direct Test Mode shall be set up using one of two alternate methods:
 1. over HCI or
 2. through a 2-wire UART interface



Direct test mode


- The unit under test needs the CSR Direct test mode firmware to be loaded into it or for the same API calls to be built into the customer application
- To use a direct test, UART TX and RX test points are required on the PCB



An example Direct Test Mode application project is available as an example app within the SDK

CSR Tester Interface

- Debug SPI could be also used for RF testing – for designs that lack spare PIOs or test points for UART interface





Push every boundary.™

Qualification for Bluetooth 4.1

Qualification for Bluetooth 4.1

- Bluetooth 4.1 improves usability for consumers, empowers innovation for product developers and extends the technology's foundation as an essential link for the Internet of Things
- The qualification process remains the same for all Bluetooth specifications
- Core Specification versions 2.0 +EDR, 2.1+EDR, 3.0+HS and 4.0 are still available for use and qualification

Qualification for Bluetooth 4.1

- SIG RF LE Test Cases

Test Case/Parameter	Temperature	Power Supply
TRM-LE/CA/01/C (Output power at NOC)	Nominal	Nominal
TRM-LE/CA/02/C (Output power at EOC)	Max/Min	Max/Min
TRM-LE/CA/03/C (In-band emissions at NOC)	Nominal	Nominal
TRM-LE/CA/04/C (In-band emissions at EOC)	Max/Min	Max/Min
TRM-LE/CA/05/C (Modulation characteristics)	Nominal	Nominal
TRM-LE/CA/06/C (Carrier frequency offset and drift at NOC)	Nominal	Nominal
TRM-LE/CA/07/C (Carrier frequency offset and drift at EOC)	Max/Min	Max/Min
RCV-LE/CA/01/C (receiver sensitivity at NOC)	Nominal	Nominal
RCV-LE/CA/02/C (receiver sensitivity at EOC)	Max/Min	Max/Min
RCV-LE/CA/0A/C (C/I- and selectivity performance)	Nominal	Nominal
RCV-LE/CA/04/C (Blocking performance)	Nominal	Nominal
RCV-LE/CA/05/C (Intermodulation performance)	Nominal	Nominal
RCV-LE/CA/06/C (Maximum input signal level)	Nominal	Nominal
RCV-LE/CA/07/C (PER Report Integrity)	Nominal	Nominal

NOC = Normal Operating Condition

EOC = Extreme Operating Condition


Note: Test cases in red require complex or expensive resources and are often omitted for pre-production line testing

New listing process from February 2014

- Discontinuing the QDID fee
- A new listing fee - either USD \$8000 or USD \$4000 depending on membership level
- Issuing a Declaration ID as your proof of purchase
 - The Declaration ID is a unique identification number assigned to a listing and used as a reference for the member's Declaration of Compliance (DoC)
- Simple Listing Process
 1. Create Qualification Project (new designs)
 2. Pay listing fee
 3. Reference a qualified design (QDID)
 4. List associated product(s)

The streamlined qualification and listing process

CSR



Push every boundary.®